Welcome to Redwood EDA

for the next age of silicon

WE BELIEVE IN

A FUTURE...

...where open-source silicon shapes the industry.

Our tools are free online for open-source silicon development. We are active on GitHub, providing flexible IP libraries, and RISC-V IP.

tap

Open-Source Si

...where new domain- and application-specific architectures in the data center address our biggest computational challenges.

tap

Cloud Silicon

We worked with Politecnico di Milano’s NECSTLab to bring you the 1st CLaaS open-source framework for FPGA acceleration of web and cloud applications on AWS F1.

...where EDA keeps pace with scaling circuit complexity.

We set our sights beyond RTL and HLS, and we provide a non-disruptive path for disruption (if that makes sense).

tap

Better EDA

Since the introduction of RTL...

...silicon integration has scaled 70,000x !

RTL was not built for this.

Transaction-level design methodology was conceived for the next  70,000x.

We help organizations to enable and benefit from Transaction-Level Verilog.

And will NOT:

  • Break anything you do today

  • Delay your next milestone 

Which can:

  • Accelerate development

  • Increase resilience

  • Enable reuse

  • Improve silicon quality

  • Save money

BENEFITS

EVERYONE

(Tap to see how.)

architect-1816217_640.jpg
tie-2566434_640.jpg
maurer-1020143_640.jpg
search-1013910_640.jpg
teacher-1015630_640.jpg
laptop-1019763_640_edited.jpg
chemistry-1027781_640.jpg
building-blocks-2065238_640_edited.jpg
download-1002802_640.jpg
idea-1019753_640.jpg
internet-1026473_640.jpg
tie-2566434_640.jpg
architect-1816217_640.jpg
maurer-1020143_640.jpg
search-1013910_640.jpg
teacher-1015630_640.jpg
laptop-1019763_640_edited.jpg
chemistry-1027781_640.jpg
building-blocks-2065238_640_edited.jpg
download-1002802_640.jpg
idea-1019753_640.jpg
internet-1026473_640.jpg

I empowered my team to “shift-left” without skipping a beat. We share IP more easily, bring new models up faster, and expose issues sooner. When project goals change, we’re able to adjust.

With RTL simple timing fixes require help from my logic designer to implement, test, and integrate the change. Sometimes verification models even break. With TL-Verilog I often make fixes on my own without the fear of breaking the model.

DFx requires every logic designer to do their part. It is often an afterthought that gets dropped. With TL-Verilog a single logic designer can stitch DFx logic throughout the model in isolated code, avoiding confusion and late churn. In addition, higher-level modeling improves silicon health.

I can do more than make slides. My early architectural and performance models serve as documentation and evolve into RTL.

Using TL-Verilog, I code new logic the way I think about it -- as state, pipelines, and transactions. Since I don't need to maintain staging flops, clock gating, and signal stitching manually, I can easily adjust my RTL IP for different customers.

I am able to attach my transactors, checkers, assertions, and cover statements to TL-Verilog DUTs at a higher level of abstraction, so they are less affected by changes. And TL-Verilog is great for synthesizable verification modeling.

Using makerchip.com, students are coding circuits on day one. I cover digital logic and computer architecture in a single class, and I provide remote learning with a virtual lab experience using the 1st CLaaS framework for cloud FPGAs.

Redwood EDA made it possible for me to developed open-source silicon for free online and deploy to cloud FPGAs. Now individuals like me can play a part in this industry.

TL-Verilog significantly lowers the barrier to entry for hardware modeling and cloud FPGA development, so, on a small scale, I can introduce new innovations that compete with bigger players in the industry.

Learning TL-Verilog was easy and fun. I was able to design and implement a complete RISC-V CPU from scratch. In interviews, it helped me stand out and land a job with an innovative company where I can make a difference.

Not only does TL-Verilog accelerate our existing uarch research, it also elevates EDA to a higher plane, opening the door to a new world of research opportunities.

TL-VERILOG

Screenshot from 2020-04-07 15-51-16.png

Silicon design as it should be

WARP-V

WARP-V.png

A flexible open-source RISC-V/MIPS/etc. TL-Verilog CPU core generator

MAKERCHIP

makerchip.png

Open-source SystemVerilog/TL-Verilog development in your browser

1st CLaaS

1stCLaaS.png

Custom Logic as a Service on cloud FPGAs

VISUAL DEBUG

sorting_network.png

Waveform viewers should be a last resort.

FRACTALVALLEY

metalic_lights.png

A hardware-accelerated web application using 1st CLaaS

New!

Innovation We're Proud Of

I had played the game long enough. It was time to change it.

Steve Hoover, Founder