Training and Publications
With a strong need to educate a global workforce in hardware design skills, global training experts turn to our tools and expertise to get the job done. With the help of VLSI System Design, the Open Source FPGA Foundation, and others, we provide plenty of options for hands-on learning using TL-Verilog and Makerchip.
Our Training Partners:
With our training partner, VLSI System Design, we occasionally offer interactive online training, including the 5-day Microprocessor for You in Thirty Hours (MYTH) Workshop, where, with no circuit design experience, you can create your own pipelined RISC-V core.
The video to the left promotes a 2-hour version of the training offered in VSDOpen 2020, which you can now access for free!
Excellent presentation, examples and impressive tools. Perfect combination to offer so many concepts in just 3hs.
-- Federico Tula Rovaletti, Professor of Computer Eng., Univ. Nacional de Río Negro
This 1-hr video, presented by Steve Hoover introduces TL-Verilog for verification engineers, highlighting the benefits of timing abstraction and transaction-level design for simplifying test harness construction and for making verification collateral more resilient to design changes.
Papers and Presentations
For this session, Steve Hoover called upon fellow innovators, Jan Kuper and Jose Renau, to showcase to the industry the breadth of opportunity that exists between RTL and high-level synthesis. The session covered the methodologies behind TL-Verilog, Clash, and Pyrope, three modern HDLs that are not simply better RTL languages, they are languages that are better than RTL.
Unleashing the Potential of Open-Source Silicon
Steve Hoover describes the eminent transformation of the silicon industry resulting from cloud FPGAs, which will unlock a vibrant open-source silicon ecosystem, and introduces the 1st CLaaS open-source framework for developing FPGA microservices to accelerate web and cloud application, recognized by Google as a game-changer.
Open Source Silicon Trends and Opportunities
There is great enthusiasm for open-source silicon, but there are obstacles... though not for long!
Top- Down Transaction-Level Design with TL-Verilog
Steve Hoover and Ahmed Salman, VSDOpen, October 2018. (paper)
This paper provides an early look at advanced modeling capabilities for flexible IP reuse. "Top-down design has long been explored, but it is, today, generally understood to be infeasible. We show that it is not."
Formally Verifying WARP-V, an Open-Source TL-Verilog RISC-V Core Generator
This work demonstrates the extreme benefits of timing abstraction and transaction-level design for verification modeling.
ORConf 2018, Akos Hadnagy
VSDOpen 2018, Akos Hadnagy
Timing-Abstract Circuit Design in Transaction-Level Verilog,
Timing-abstract design is a fundamental modeling premise of TL-Verilog. In the anonymous words of the reviewers:
"As a designer, I like TL-Verilog."
"This is a productive solution to a common problem."
"I especially liked the support for conditionals built into TL-Verilog and their application to clock gating."
Verifying a RISC-V in 1 Page of Code!, by Steve Hoover, Published on LinkedIn and SemiWiki, Nov 2018. Exposes the magic of TL-Verilog for Verification modeling. The more casual counterpart to "Formally Verifying WARP-V."
Outstanding. Every Verification Engineer needs to read this, study it, Grok it. It is a learning experience.
--Mike Wellington, Verification Engineer
Open-Source Hardware Projects That Will Shape the Future, by Steve Hoover, Published on LinkedIn, April 2018. Discusses how the stage is set for the silicon industry to be transformed by an explosive open-source hardware movement in the next decade, and a few active TL-Verilog projects that are helping things along.
Keep It Simple, Silly! Verilog has how many ways to replicate logic?, by Steve Hoover, Published on LinkedIn, March 2016. Dives into design hierarchy, and how Verilog confuses the matter in ways that probably never occurred to you.